View HV230_4112290.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HV230/HV232 Low Charge Injection 8-Channel High Voltage Analog Switches with Bleed Resistors
Features
HVCMOS(R) technology for high performance Very low quiescent power dissipation - 10A Output On-resistance typically 22 Integrated bleed resistors on the outputs Low parasitic capacitances DC to 10MHz analog signal frequency -60dB typical output off isolation at 5.0MHz CMOS logic circuitry for low power Excellent noise immunity On-chip shift register, latch and clear logic circuitry Flexible high voltage supplies
General Description
The Supertex HV230 and HV232 are low charge injection 8channel high-voltage analog switch integrated circuits(ICs) with bleed resistors. These devices can be used in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. The bleed resistors eliminate voltage built up on capacitive loads such as piezoelectric transducers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feed-through noise, Latch Enable Bar (LE) should be left high until all bits are clocked in. Using HVCMOS technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals. These ICs are suitable for various combinations of high voltage supplies, e.g., VPP/VNN: +50V/-150V, or +100V/-100V.
Applications
Medical ultrasound imaging Piezoelectric transducer drivers
Block Diagram
Latches
D LE CL
Level Shifters
Output Switches
SW0
DIN
D LE CL
SW1
CLK
D LE CL
SW2
8-Bit Shift Register
D LE CL
SW3
D LE CL
SW4
D LE CL
SW5
DOUT
D LE CL
SW6
D LE CL
SW7
VDD
LE CL
VNN VPP
RGND
HV230/HV232
Ordering Information
Package Options Device HV230 HV232 28-Lead PLCC HV232PJ HV232PJ-G 48-Lead LQFP/TQFP (1.4mm) HV232FG HV232FG-G 26-Lead BCC HV230B1-G 26-Ball fpBGA HV230GA HV230GA-G -
-G indicates the part is RoHS compliant (Green)
Absolute Maximum Ratings
Parameter VDD logic power supply voltage VPP - VNN supply voltage VPP positive high voltage supply VNN negative high voltage supply Logic input voltages Analog signal range Peak analog signal current/channel Storage temperature Power dissipation: 28-Lead PLCC 48-Lead LQFP/TQFP(1.4mm) 26-Lead BCC 26-Ball fpBGA
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.
O
Value -0.5V to +15V 220V -0.5V to VNN +200V +0.5V to -200V -0.5V to VDD +0.3V VNN to VPP 3.0A -65 C to +150OC 1.2W 1.0W 1.0W 1.0W
Operating Conditions
Symbol Parameter VDD VPP VNN VIH VIL VSIG TA Logic power supply voltage 1,3 positive high voltage supply High level input voltage Low-level input voltage Analog signal voltage peak-to-peak Operating free air temperature
1,3 1,3
Value 4.5V to 13.2V 40V to VNN +200V -40V to -160V VDD -1.5V to VDD 0V to 1.5V VNN +10V to VPP -10V2 0OC to 70OC
negative high voltage supply
Notes: 1. Power up/down sequence is arbtrary except GND must be powered -up first and powered down last. 2. VSIG must be VNN VSIG VPP or floating during power up/down transition. 3. Rise and fall times of power supplies VDD, VPP, and VNN should not be less than 1.0msec.
2
HV230/HV232
Electrical Characteristics
DC Characteristics (over recommended operating conditions unless otherwise noted)
Characteristics Sym 0C min max 30 25 Small Signal Switch (ON) Resistance RONS 25 18 23 22 Small Signal Switch (ON) Resistance Matching Large Signal Switch (ON) Resistance Output Switch Shunt Resistance Switch Off Leakage Per Switch DC Offset Switch Off DC Offset Switch On Pos. HV Supply Current Neg. HV Supply Current Pos. HV Supply Current Neg. HV Supply Current Switch Output Peak Current Output Switch Frequency fSW 6.5 IPP Supply Current IPP 4.0 4.0 6.5 INN Supply Current INN 4.0 4.0 Logic Supply Average Current Logic Supply Quiescent Current Data Out Source Current Data Out Sink Current Logic Input Capacitance
*Typical values only for HV232 3
min
+25C typ* 26 22 22 18 20 16 5.0 15
max 38 27 27 24 25 25 20
+70C min max 48 32 30 27 30 27 20
Units
Test Conditions ISIG = 5mA VPP = 40V, VPP = 100V, VPP = 160V,
ISIG = 200mA VNN = -160V ISIG = 5mA ISIG = 5mA % ISIG = 200mA VNN = -100V ISIG = 200mA VNN = -40V ISW = 5mA, VPP = 100V, VNN = -100V VSIG = VPP - 10V, ISIG = 1A Output switch to RGND IRINT = 0.5mA VSIG = VPP - 10V No Load No Load ALL SWs OFF ALL SWs OFF ALL SWs ON, ISW = 5mA ALL SWs ON, ISW = 5mA VSIG duty cycle - 0.1% Duty Cycle = 50% VPP = 40V, VNN = -160V mA VPP = 100V, VNN = -100V VPP = 160V, VNN = -40V VPP = 40V, VNN = -160V mA VPP = 100V, VNN = -100V VPP = 160V, VNN = -40V mA A mA mA VOUT = VDD - 0.7V VOUT = 0.7V fCLK = 5MHz, VDD = 5.0V
RONS RONL RINT ISOL
20
20 5.0 300 500
35 1.0 100 100 10 -10 10 -10
50 10 300 500 50 -50 50 -50 2.0 50 7.0 5.0 5.0 7.0 5.0 5.0 4.0 10 8.0 5.5 5.5 8.0 5.5 5.5 4.0 10 0.40 0.40 10 10 2.0 15 300 500
K
A mV mV A A A A A KHz
IPPQ INNQ IPPQ INNQ 3.0
3.0
50KHz Output Switching Frequency with no load
IDD IDDQ ISOR ISINK CIN 0.45 0.45
4.0 10 0.45 0.45 10 0.70 0.70
pF
HV230/HV232
Electrical Characteristics
AC Characteristics (over operating conditions VDD = 5V, unless otherwise noted)
Characteristics Set Up Time Before LE Rises Time Width of LE Clock Delay Time to Data Out Time Width of CL Set Up Time Data to Clock Hold Time Data from Clock Clock Freq Clock Rise and Fall Times Turn On Time Turn Off Time Sym tSD tWLE tDO tWCL tSU th fCLK tr, tf tON tOFF 0C min 150 150 55 150 15 35 5.0 1.0 5.0 5.0 20 Maximum VSIG Slew Rate dv/dt 20 20 Off Isolation KO -30 -58 Switch Crosstalk Output Switch Isolation Diode Current Off Capacitance SW to GND On Capacitance SW to GND
*Typical values only for HV232
+25C max min 150 150 150 60 150 15 35 5.0 1.0 5.0 5.0 20 20 20 -30 -58 -60 300 -70 300 5.0 25 12 38 17 50 5.0 25 -33 -30 -58 -60 8.0 150 typ* max min 150 150 70 150 20 35
+70C max
Units ns ns
Test Conditions
150
ns ns ns ns
5.0 1.0 5.0 5.0 20 20 20
MHz s s s
50% duty cycle fDATA = fCLK/2 VSIG = VPP -10V, RL = 10K VSIG = VPP -10V, RL = 10K VPP = 160V, VNN = -40V
V/ns
VPP = 100V, VNN = -100V VPP = 40V, VNN = -160V
dB dB dB 300 17 50 mA pF pF
f = 5MHz, 1K//15pF load f = 5MHz, 50 load f = 5MHz, 50 load 300ns pulse width, 2.0% duty cycle 0V, 1MHz 0V, 1MHz
KCR IID CSG(OFF) CSG(ON)
-60
5.0 25
17 50
Electrical Characteristics
AC Characteristics (over operating conditions VDD = 5V, unless otherwise noted)
Characteristics Sym +VSPK Output Voltage Spike -VSPK +VSPK -VSPK +VSPK -VSPK
*Typical values only for HV232
+25C min typ* max 150 150 150 150 150 150
Units
Test Conditions
mV
VPP = 40V, VNN = -160V, RL = 50 VPP = 100V, VNN = -100V, RL = 50 VPP = 160V, VNN = -40V, RL = 50
4
HV230/HV232
Truth Table
D0 L H L H L H L H L H L H L H L H X X D1 D2 D3 D4 D5 D6 D7 LE L L L L L L L L L L L L L L L L H X CL L L L L L L L L L L L L L L L L L H SW0 SW1 SW2 SW3 SW4 SW5 SW6 SW7 OFF ON OFF ON OFF ON OFF ON OFF ON OFF ON OFF ON OFF ON HOLD PREVIOUS STATE OFF OFF OFF OFF OFF OFF OFF OFF
X X
X X
X X
X X
X X
X X
X X
Notes: 1. The eight switches operate independently. 2. Serial data is clocked in on the L to H transition CLK. 3. The switches go to a state retaining their present condition at the rising edge of LE. When LE is low the shift register data flows through the latch. 4. DOUT is high when data in shift register 7 is high. 5. Shift register clocking has no effect on the switch states if LE is H. 6. The clear input overrides all other inputs.
Logic Timing Waveforms
D +1 N DATA IN LE
50% 50% t WLE t SD 50%
DN
50%
D
N-1
CLOCK
50% t SU t t h 50%
DD
DATA OUT
50% t t ON
OFF
VOUT OFF
(TYP)
90%
ON
10%
50%
50%
CLR
t WCL
5
HV230/HV232
Test Circuits
VPP -10V RL VOUT VOUT Open RGND RGND VDD GND 5V VPP VNN VPP VNN VDD GND 5V VPP VNN VPP VNN VDD GND 5V 10K ISOL
VPP -10V
Open
RGND
VPP VPP VNN VNN
Switch OFF Leakage
DC Offset ON/OFF
TON /TOFF Test Circuit
VIN = 10 VP-P @5MHz VSIG VOUT RL RGND RGND VPP VNN VPP VNN KO = 20Log VDD GND VOUT VIN 5V VPP VNN VPP VNN VDD GND 5V IID VNN
VIN = 10 VP-P @5MHz 50 NC 50
RGND VDD VPP VNN VPP GND VNN KCR = 20Log VOUT VIN 5V
OFF Isolation
Isolation Diode Current
Crosstalk
VOUT VOUT 1000pF
+VSPK VOUT -VSPK 50 RGND
VSIG RGND 1K RL
VPP VNN
VPP VNN
VDD GND
5V
VPP VNN
VPP VNN
VDD GND
5V
Q = 1000pF x VOUT
Charge Injection
Output Voltage Spike
6
HV230/HV232
28-Lead (J-Lead) PLCC Package Outline (PJ)
0.450 0.005 (11.430 0.127) 1 4 25 0.480 0.010 (12.192 0.254) 11 18 0.027 0.003 (0.6858 0.0762) 0.410 0.010 (10.414 0.254) B. C. of Bend Radii 0.1725 0.0075 (4.3815 0.1905) 0.020 min. (0.508)
Pin Description
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Function SW3 SW3 SW2 SW2 SW1 SW1 SW0 SW0 N/C VPP RGND VNN GND VDD Pin 15 16 17 18 19 20 21 22 23 24 25 26 27 28 Function N/C DIN CLK LE CL DOUT SW7 SW7 SW6 SW6 SW5 SW5 SW4 SW4
0.050 0.010 (1.270 0.254)
0.110 0.010 (2.794 0.254)
Measurement Legend =
Dimensions in Inches (Dimensions in Millimeters)
48-Lead LQFP/TQFP (1.4mm) Package Outline (FG)
9.00 0.20 7.00 0.20
Pin Description
Pin 1 2 3 4 Function SW5 N/C SW4 N/C SW4 N/C N/C SW3 N/C SW3 N/C SW2 N/C SW2 N/C SW1 N/C SW1 N/C SW0 N/C SW0 N/C VPP Pin 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 Function VNN N/C RGND GND VDD N/C N/C N/C DIN CLK LE CLR DOUT N/C SW7 N/C SW7 N/C SW6 N/C SW6 N/C SW5 N/C
0.22 0.05
5 6
9.00 0.20 7.00 0.20
7 8 9 10 11 12 13
1.75 nom
48
1.75 nom
1
0.50 BSC
14
(4 places)
15 16 17 18
Top View
1.60 max
1.40 0.05
0.09 - 0.20
19 20 21 22 23 24
0.05 - 0.15
0O - 7O
0.45 - 0.75
Side View
Linear dimensions in millimeters. Angular dimensions in degrees Pin 1 identifier located within the area indicated Corner shape may differ from drawing. .
7
HV230/HV232
26-Ball fpBGA Package Outline (GA)
A1 Indicator
Pin Configuration
Ball Location A4 C3 C4 C5 C6 C7 D1 D3 D4 Function SW1 SW2 SW1 SW0 VPP VNN SW3 SW3 SW2 SW0 RGND GND VDD SW4 SW4 SW5 SW7 LE CLK DIN SW5 SW6 SW7 DOUT CLR SW6
Top View
6.000.10 3.00 A1 Indicator
D5 D6 D7 D9 E1 E3 E4 E5 E6
0.65
2.68 5.350.10
E7 E9 F3 F4 F5 F6 F7 H4
1.70
1.70
0.65
0.330.05
Bottom View
0.800.05
1.00.10
Enlarged Side View
0.200.05
Note: All dimensions are in millimeters
8
HV230/HV232
26-Lead BCC Package Outline (B1) HV230B1 Package Outline
6.000.10 1.05 0.10 0.725 18 Pin 1 0.65 4.15 0.350.10 Pin 2 10 0.725 0.925 6.000. 0.40
Pin Description
Pin 1 2 3 4
0.925
Function SW4 SW3 SW3 SW2 SW2 SW1 SW1 SW0 SW0 VPP VNN RGND GND VDD DIN CLK LE CLR DOUT SW7 SW7 SW6 SW6 SW5 SW5 SW4
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
0.350.10 1.06 4.55
0.389
Top View
Pad connections are on the backside of the package.
0.8mm Max 0.0750.025 (Standoff )
23 24 25 26
Side View
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)
Doc.# DSFP-HV230_HV232 A111006
9

▲Up To Search▲

Price & Availability of HV230

	To Download HV230 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .